Hit and miss in cache memory